RESOURCES

List of available resources

Make sure you make always match Firmware and Software tags (e.g. 2026.3), so that compatibility is guaranteed.
We suggest to always opt for the newest firmware/software versions.

Firmware

Felix-16 Firmware

Coming Soon

Software (common for every device)

Manuals

Scientific contributions

Article

Comparative Analysis of Data Acquisition Setups for Fast Timing in ToF-PET Applications

DOI: 10.1109/TRPMS.2024.3401391

Related Products: Felix

Authors: R. Latella, A. J. Gonzalez, J. M. Benlloch, P. Lecoq and G. Konstantinou

Conference Paper

Multispectral Fast FLIM based on Compressive Sensing Single-Pixel Camera for Imaging of Biological Dynamic Processes

DOI: 10.1364/ECBO.2025.S2A.2

Related Products: Felix-16

Authors: F. Simoni, V. Gandolfi, E. Avanzi, S. Varakkoth, et al

Article

Measurement-induced collective vibrational quantum coherence under spontaneous Raman scattering in a liquid

DOI: 10.1038/s41467-023-38483-9

Related Products: Custom TDC

Authors: V. Vento, S. Tarrago Velez, A. Pogrebna, and C. Galland

Article

On Analog Silicon Photomultipliers in Standard 55-nm BCD Technology for LiDAR Applications

DOI: 10.1109/JSTQE.2022.3161089

Related Products: Felix

Authors: J. Zhao, T. Milanese, F. Gramuglia, P. Keshavarzian, E. Charbon et al.

Article

High-throughput wide-field multispectral FLIM system based on a 16-channel silicon photomultiplier array

DOI: 10.1364/ECBO.2025.S2A.2

Related Products: Felix-16

Authors: E. Avanzi, V. Gandolfi, A. Costa, A. Ghezzi, A. Dalla Mora et al.

Article

High Spatial Resolution Detector System Based on Reconfigurable Dual-FPGA Approach for Coincidence Measurements

DOI: 10.3390/s24165233

Related Products: Custom TDC

Authors: M. Cautero, F. Garzetti, N. Lusardi, R. Sergo, L. Stebel, et al.

Article

Time-to-Digital Converter IP-Core for FPGA at State of the Art

DOI: 10.1109/ACCESS.2021.3088448

Related Products: TDC IP-Core

Authors: F. Garzetti, N. Corna, N. Lusardi, A. Geraci

Article

First Study of Bubble Error Artifacts in Field-Programmable Gate Array (FPGA)-Based Tapped Delay-Line Time-to-Digital Converters with Sum-of-Ones Decoder on Xilinx 28 nm 7-Series FPGA

DOI: 10.3390/electronics14061156

Related Products: TDC IP-Core

Authors: N. Lusardi, F. Garzetti, G. Fiumicelli, M. Morabito, G.Bonanno et al.

Conference Paper

Plug-and-play TOF-PET Module Readout Based on TDC-on-FPGA and Gigabit Optical Fiber Network

DOI: 10.1109/NSS/MIC42101.2019.9059966

Related Products: Custom TDC

Authors: F. Garzetti, S. Salgaro, E. Venialgo, N. Lusardi, N. Corna, A. Geraci

Scroll to top